The wave plot shows that at the end of each cycle, a new value is output from the test gate which in turn starts a new cycle. In that manner, the simulation continues.
Back to Phased Logic 2 Bit Counter Tutorial