Follow this link to look at work being done by Cherrice Traver, Union College on phased logic gate implementations.